- 论坛徽章:
- 0
|
在armasm的帮助文档里也找不到相应的解释...
;-------------------------------------------------
; Set Clock Source : MPLL, APLL
;-------------------------------------------------
; MPLL Setting
; 400:100:25 (Asyncronous Mode)
[ (TARGET_ARM_CLK = CLK_400MHZ)
;Fvco=800MHz, Fout=200MHz
MPLL_MVAL EQU (400)
MPLL_PVAL EQU (6)
MPLL_SVAL EQU (2)
|
; Other Clock use 266Mhz for mDDR in Asynchronous mode
;Fvco=1064MHz, Fout=266MHz
MPLL_MVAL EQU (266)
MPLL_PVAL EQU (3)
MPLL_SVAL EQU (2)
]
MPLL_CLK EQU (((FIN>>MPLL_SVAL)/MPLL_PVAL)*MPLL_MVAL) ; MPLL Clock
[ (SYNCMODE)
bl System_SetSyncMode
|
bl System_SetAsyncMode
]
|
|