- 论坛徽章:
- 0
|
不插显卡没问题 插上就报错 机器自己死掉 显卡是好的 启动信息和 系统信息如下 有人见过吗
SC Alert: Host system has shut down.
SC Alert: CRITICAL ALARM is set
ALOM BOOTMON v1.5.4
ALOM Build Release: 008
Reset register: e0000000 EHRS ESRS LLRS
ALOM POST 1.0
Dual Port Memory Test, PASSED.
TTY External - Internal Loopback Test
TTY External - Internal Loopback Test, PASSED.
TTYC - Internal Loopback Test
TTYC - Internal Loopback Test, PASSED.
TTYD - Internal Loopback Test
TTYD - Internal Loopback Test, PASSED.
Memory Data Lines Test
Memory Data Lines Test, PASSED.
Memory Address Lines Test
Slide address bits to test open address lines
Test for shorted address lines
Memory Address Lines Test, PASSED.
Memory Parity Test
Memory Parity Test, PASSED.
Boot Sector FLASH CRC Test
Boot Sector FLASH CRC Test, PASSED.
Return to Boot Monitor for Handshake
ALOM POST 1.0
Status = 00007fff
Returned from Boot Monitor and Handshake
Clearing Memory Cells
Memory Clean Complete
Loading the runtime image...
SC Alert: CRITICAL ALARM is set
SC Alert: SC System booted.
SC Alert: Host System has Reset
SC Alert: CRITICAL ALARM is set
Sun(tm) Advanced Lights Out Manager 1.5.4 (unknown)
Full VxDiag Tests
BASIC TOD TEST
Read the TOD Clock: TUE APR 17 04:13:47 2007
Wait, 1 - 3 seconds
Read the TOD Clock: TUE APR 17 04:13:49 2007
BASIC TOD TEST, PASSED
ETHERNET CPU LOOPBACK TEST
50 BYTE PACKET - a 0 in field of 1's.
50 BYTE PACKET - a 1 in field of 0's.
900 BYTE PACKET - pseudo-random data.
ETHERNET CPU LOOPBACK TEST, PASSED
Full VxDiag Tests - PASSED
Status summary - Status = 7FFF
VxDiag - - PASSED
POST - - PASSED
LOOPBACK - - PASSED
I2C - - PASSED
EPROM - - PASSED
FRU PROM - - PASSED
ETHERNET - - PASSED
MAIN CRC - - PASSED
BOOT CRC - - PASSED
TTYD - - PASSED
TTYC - - PASSED
MEMORY - - PASSED
MPC850 - - PASSED
Enter #. to return to ALOM.
0>Scrub and Setup L2 Cache
0>Setup and Enable DMMU
0>Setup DMMU Miss Handler
0>Test Mailbox
0>Scrub Mailbox
0>CPU Tick and Tick Compare Registers Test
0>CPU Stick and Stick Compare Registers Test
0>Set Timing
0> UltraSPARC[TM] IIIi, Version 3.4
0>Interrupt Crosscall.....
0>Setup Int Handlers
0>MB: Part-Dash-Rev#: 3753359-01-05 Serial#: H00W5N
0>CPU0 MB/P0/B0/D0:
0>Part#: 18VDDT6472G-26AG3 Serial#: d2056429 Date Code: 0609 Rev#: 0300
0>CPU0 MB/P0/B0/D1:
0>Part#: 18VDDT6472G-26AG3 Serial#: d2056428 Date Code: 0609 Rev#: 0300
0>CPU0 MB/P0/B1/D0:
0>Part#: M3 12L2920BG0-CB3 Serial#: 72058ebf Date Code: 0551 Rev#: 3042
0>CPU0 MB/P0/B1/D1:
0>Part#: M3 12L2920BG0-CB3 Serial#: 72058ec7 Date Code: 0551 Rev#: 3042
0>Set CPU/System Speed
0>Jumper data = ba
0>..
0>Init Memory.....
0>Probe Dimms
0>Init Mem Controller Regs
0>Set JBUS config reg
0>IO-Bridge unit 0 init test
0>IO-Bridge unit 1 init test
0>Do PLL reset
0>Setting timing to 9:1 12:1, system frequency 167 MHz, CPU frequency 1503 MHz
0>Soft Power-on RST thru SW
0>PLL Reset.....
0>Init SB
0>Initialize I2C Controller
0>Init CPU
0>Init mmu regs
0>Setup L2 Cache
0>L2 Cache Control = 00000000.00f04400
0> Size = 00000000.00100000...
0>Setup and Enable DMMU
0>Setup DMMU Miss Handler
0>Scrub Mailbox
0>Timing is 9:1 12:1, sys 167 MHz, CPU 1504 MHz, mem 125 MHz.
0> UltraSPARC[TM] IIIi, Version 3.4
0>Init Memory.....
0>Probe Dimms
0>Init Mem Controller Sequence
0>IO-Bridge unit 0 init test
0>IO-Bridge unit 1 init test
0>Test Memory.....
0>Select Bank Config
0>Probe and Setup Memory
0>INFO: 1024MB Bank 0, Dimm Type X4
0>INFO: No memory detected in Bank 1
0>INFO: 2048MB Bank 2, Dimm Type X4
0>INFO: No memory detected in Bank 3
0>
0>Data Bitwalk on Master
0> Test Bank 0.
0> Test Bank 2.
0>Address Bitwalk on Master
0>Addr walk mem test on CPU 0 Bank 0: 00000000.00000000 to 00000000.40000000.
0>Addr walk mem test on CPU 0 Bank 2: 00000002.00000000 to 00000002.80000000.
0>Set Mailbox
0>Final mc1 is 30000046.3e781c5b.
0>Setup Final DMMU Entries
0>Post Image Region Scrub
0>Run POST from Memory
0>Verifying checksum on copied image.
0>The Memory's CHECKSUM value is ef2e.
0>The Memory's Content Size value is 81569.
0>Success... Checksum on Memory Validated.
0>Test CPU Caches.....
0>I-Cache RAM Test
0>I-Cache Tag RAM
0>I-Cache Valid/Predict TAGS Test
0>I-Cache Snoop Tag Field
0>I-Cache Branch Predict Array Test
0>Branch Prediction Initialization
0>D-Cache RAM
0>D-Cache Tags
0>D-Cache Micro Tags
0>D-Cache SnoopTags Test
0>W-Cache RAM
0>W-Cache Tags
0>W-Cache Valid bit Test
0>W-Cache Bank valid bit Test
0>W-Cache SnoopTAGS Test
0>P-Cache RAM
0>P-Cache Tags
0>P-Cache SnoopTags Test
0>P-Cache Status Data Test
0>8k DMMU TLB 0 Data
0>8k DMMU TLB 1 Data
0>8k DMMU TLB 0 Tags
0>8k DMMU TLB 1 Tags
0>8k IMMU TLB Data
0>8k IMMU TLB Tags
0>FPU Registers and Data Path
0>FPU Move Registers
0>FSR Read/Write
0>FPU Block Register Test
0>FPU Branch Instructions
0>FPU Functional Test
0>Scrub Memory
0>Flush Caches
0>Functional CPU Tests.....
0>L2-Cache Functional
0>L2-Cache Stress
0>IMMU Functional
0>DMMU Functional
0>I-Cache Functional
0>I-Cache Parity Functional
0>I-Cache Parity Tag
0>I-Cache Snoop Parity Tag
0>D-Cache Functional
0>D-Cache Parity Functional
0>D-Cache Parity Tag Test
0>W-Cache Functional
0>Graphics Functional
0>CPU Superscalar Dispatch
0>SPARC Atomic Instruction Test
0>Non SPARC Atomic Instruction Test
0>SOFTINT Register and Interrupt Test
0>Branch Memory Test
0>Fast ECC test
0>System ECC test
0>XBus SRAM
0>IO-Bridge SouthBridge Remap Devs
0>IO-Bridge Tests.....
0>JBUS quick check
0> to IO-bridge_0
0> to IO-bridge_1
0>IO-Bridge unit 0 sram test
0>IO-Bridge unit 0 reg test
0>IO-Bridge unit 0 mem test
0>IO-Bridge unit 0 PCI id test
0>IO-Bridge unit 0 interrupt test
0>IO-Bridge unit 1 sram test
0>IO-Bridge unit 1 reg test
0>IO-Bridge unit 1 mem test
0>IO-Bridge unit 1 PCI id test
0>IO-Bridge unit 1 interrupt test
0>Print Mem Config
0>Caches : Icache is ON, Dcache is ON, Wcache is ON, Pcache is ON.
0>Memory interleave set to 0
0> Bank 0 1024MB : 00000000.00000000 -> 00000000.40000000.
0> Bank 2 2048MB : 00000002.00000000 -> 00000002.80000000.
0>Block Memory
0>Test 1067450368 bytes on bank 0....
0>0% Done...
0>2% Done...
0>3% Done...
0>4% Done...
0>6% Done...
0>7% Done...
0>9% Done...
0>10% Done...
0>11% Done...
0>13% Done...
0>14% Done...
0>16% Done...
0>17% Done...
0>18% Done...
0>20% Done...
0>21% Done...
0>22% Done...
0>24% Done...
0>25% Done...
0>27% Done...
0>28% Done...
0>29% Done...
0>31% Done...
0>32% Done...
0>34% Done...
0>35% Done...
0>36% Done...
0>38% Done...
0>39% Done...
0>41% Done...
0>42% Done...
0>43% Done...
0>45% Done...
0>46% Done...
0>48% Done...
0>49% Done...
0>50% Done...
0>52% Done...
0>53% Done...
0>55% Done...
0>56% Done...
0>57% Done...
0>59% Done...
0>60% Done...
0>62% Done...
0>63% Done...
0>64% Done...
0>66% Done...
0>67% Done...
0>69% Done...
0>70% Done...
0>71% Done...
0>73% Done...
0>74% Done...
0>76% Done...
0>77% Done...
0>78% Done...
0>80% Done...
0>81% Done...
0>83% Done...
0>84% Done...
0>85% Done...
0>87% Done...
0>88% Done...
0>90% Done...
0>91% Done...
0>92% Done...
0>94% Done...
0>95% Done...
0>97% Done...
0>98% Done...
0>99% Done...
0>Test 2147483648 bytes on bank 2....
0>0% Done...
0>1% Done...
0>1% Done...
0>2% Done...
0>3% Done...
0>3% Done...
0>4% Done...
0>5% Done...
0>5% Done...
0>6% Done...
0>7% Done...
0>7% Done...
0>8% Done...
0>9% Done...
0>10% Done...
0>10% Done...
0>11% Done...
0>12% Done...
0>12% Done...
0>13% Done...
0>14% Done...
0>14% Done...
0>15% Done...
0>16% Done...
0>17% Done...
0>17% Done...
0>18% Done...
0>19% Done...
0>19% Done...
0>20% Done...
0>21% Done...
0>21% Done...
0>22% Done...
0>23% Done...
0>23% Done...
0>24% Done...
0>25% Done...
0>26% Done...
0>26% Done...
0>27% Done...
0>28% Done...
0>28% Done...
0>29% Done...
0>30% Done...
0>30% Done...
0>31% Done...
0>32% Done...
0>32% Done...
0>33% Done...
0>34% Done...
0>35% Done...
0>35% Done...
0>36% Done...
SC Alert: TEMP_SENSOR @ MB.P0.T_CORE has exceeded high warning threshold.
0>37% Done...
0>37% Done...
0>38% Done...
0>39% Done...
0>39% Done...
0>40% Done...
0>41% Done...
0>42% Done...
0>42% Done...
0>43% Done...
0>44% Done...
0>44% Done...
0>45% Done...
0>46% Done...
0>46% Done...
0>47% Done...
0>48% Done...
0>48% Done...
0>49% Done...
0>50% Done...
0>51% Done...
0>51% Done...
0>52% Done...
0>53% Done...
0>53% Done...
0>54% Done...
0>55% Done...
0>55% Done...
0>56% Done...
0>57% Done...
0>57% Done...
0>58% Done...
0>59% Done...
0>60% Done...
0>60% Done...
0>61% Done...
0>62% Done...
0>62% Done...
0>63% Done...
0>64% Done...
0>64% Done...
0>65% Done...
0>66% Done...
0>67% Done...
0>67% Done...
0>68% Done...
0>69% Done...
0>69% Done...
0>70% Done...
0>71% Done...
0>71% Done...
0>72% Done...
0>73% Done...
0>73% Done...
0>74% Done...
0>75% Done...
0>76% Done...
0>76% Done...
0>77% Done...
0>78% Done...
0>78% Done...
0>79% Done...
0>80% Done...
0>80% Done...
0>81% Done...
0>82% Done...
0>82% Done...
0>83% Done...
0>84% Done...
0>85% Done...
0>85% Done...
0>86% Done...
0>87% Done...
0>87% Done...
0>88% Done...
0>89% Done...
0>89% Done...
0>90% Done...
0>91% Done...
0>92% Done...
0>92% Done...
0>93% Done...
0>94% Done...
0>94% Done...
0>95% Done...
0>96% Done...
0>96% Done...
0>97% Done...
0>98% Done...
0>98% Done...
0>99% Done...
0>INFO:
0> POST Passed all devices.
0>
0>POST: Return to OBP.
SC Alert: Host System has Reset
SC Alert: CRITICAL ALARM is set
NOTICE: Keyswitch set to diagnostic position.
@(#)OBP 4.18.5 2005/10/21 17:55 Sun Fire V210/V240,Netra 210/240
Clearing TLBs
POST Results: Cpu 0000.0000.0000.0000
%o0 = 0000.0000.0000.0000 %o1 = ffff.ffff.f00a.4556 %o2 = ffff.ffff.ffff.ffff
Membase: 0000.0000.0000.0000
MemSize: 0000.0000.0004.0000
Init CPU arrays Done
Init E$ tags Done
Setup TLB (small-footprint mode) Done
MMUs ON
Scrubbing Tomatillo tags... 0 1
Find dropin, Copying Done, Size 0000.0000.0000.6e70
PC = 0000.07ff.f000.5d68
PC = 0000.0000.0000.5e18
Find dropin, Copying Done, Size 0000.0000.0001.1bd0
Diagnostic console initialized
Configuring system memory & CPU(s)
Programming IMAX
CPU 0 Memory Configuration: Valid
CPU 0 Bank 0 1024 MB Bank 1 <empty> Bank 2 2048 MB Bank 3 <empty>
NOTICE: Keyswitch set to diagnostic position.
@(#)OBP 4.18.5 2005/10/21 17:55 Sun Fire V210/V240,Netra 210/240
Clearing TLBs
Loading Configuration
Membase: 0000.0002.0000.0000
MemSize: 0000.0000.8000.0000
Init CPU arrays Done
Init E$ tags
SC Alert: TEMP_SENSOR @ MB.P0.T_CORE has exceeded high warning threshold.
Done
Setup TLB Done
MMUs ON
Scrubbing Tomatillo tags... 0 1
Block Scrubbing Done
Find dropin, Copying Done, Size 0000.0000.0000.6e70
PC = 0000.07ff.f000.5d68
PC = 0000.0000.0000.5e18
Find dropin, (copied), Decompressing Done, Size 0000.0000.0006.95a0
Diagnostic console initialized
System Reset: CPU Reset (SPOR)
Programming IMAX Probing system devices
jbus at 0,0 SUNW,UltraSPARC-IIIi (1503 MHz @ 9:1, 1 MB) memory-controller
jbus at 1,0 Nothing there
jbus at 1f,0 pci
jbus at 1e,0 pci
jbus at 1c,0 pci
jbus at 1d,0 pci
Loading Support Packages: kbd-translator obp-tftp SUNW,i2c-ram-device SUNW,fru-device SUNW,asr
Loading onboard drivers:
/pci@1e,600000: Device 7 isa
/pci@1e,600000/isa@7: flashprom rtc i2c power serial serial serial rmc-comm
/pci@1e,600000/isa@7/i2c@0,320: i2c-bridge i2c-bridge motherboard-fru-prom chassis-fru-prom alarm-fru-prom power-supply-fru-prom power-supply-fru-prom dimm-spd dimm-spd dimm-spd dimm-spd rscrtc nvram idprom gpio gpio gpio gpio gpio gpio
Probing memory
CPU 0 Bank 0 base 0 size 1024 MB
CPU 0 Bank 2 base 200000000 size 2048 MB
Probing I/O buses
/pci@1d,700000: Device 2 network network
/pci@1f,700000: Device 2 network network
/pci@1e,600000: Device 6 pmu i2c gpio
/pci@1e,600000/pmu@6/i2c@0,0:
/pci@1e,600000: Device a usb
/pci@1e,600000: Device d ide disk cdrom
/pci@1e,600000: Device 2 Nothing there
/pci@1e,600000: Device 3 Nothing there
/pci@1c,600000: Device 2 scsi disk tape scsi disk tape
/pci@1c,600000: Device 1 Nothing there
/pci@1d,700000: Device 1 SUNW,XVR-100
Netra 240, No Keyboard
Copyright 2005 Sun Microsystems, Inc. All rights reserved.
OpenBoot 4.18.5, 3072 MB memory installed, Serial #51720030.
Ethernet address 0:3:ba:15:2f:5e, Host ID: 83152f5e.
Running diagnostic script obdiag/normal
Testing /pci@1e,600000/ide@d
>> Primary interface selected.
Subtest pci-config-reg-tests
Subtest pci-config-reg-tests:vendor-id-test
Subtest pci-config-reg-tests:device-id-test
Subtest pci-config-reg-tests:status-reg-test
Subtest pci-config-reg-tests:rom-expansion-test
Testing /pci@1e,600000/isa@7/rtc@0,70
Subtest rtc-tick-test
Testing /pci@1c,600000/scsi@2
>> SCSI registers
Subtest scsi-reg-test
>> SCSI timers
Subtest scsi-timer-test
>> SCSI DMA transfer
Subtest scsi-dma-test
SCSI device BIST tests not run. To run BIST tests include "bist" as a test-arg.
Testing /pci@1c,600000/scsi@2,1
>> SCSI registers
Subtest scsi-reg-test
>> SCSI timers
Subtest scsi-timer-test
>> SCSI DMA transfer
Subtest scsi-dma-test
SCSI device BIST tests not run. To run BIST tests include "bist" as a test-arg.
Testing /pci@1e,600000/isa@7/serial@0,2e8
Subtest internal-loopback
BAUDRATE=115200
>> External Loopback Test not run. To run the test include
>> "loopback" in TEST-ARGS and connect external loopback to the device port.
Testing /pci@1e,600000/isa@7/serial@0,3f8
>> Port is not tested because it is in use as a console device.
System is operating in Service Mode.
Aborting auto-boot sequence.
ok
SC Alert: SC initiating soft host system shutdown due to fault at MB.P0.T_CORE.
SC Alert: SC Request to Power Off Host.
SC Alert: TEMP_SENSOR @ MB.P0.T_CORE has exceeded high soft shutdown threshold.
SC Alert: CRITICAL ALARM is set
SC Alert: Host system has shut down.
SC Alert: CRITICAL ALARM is set
ALOM BOOTMON v1.5.4
ALOM Build Release: 008
Reset register: e0000000 EHRS ESRS LLRS |
|
免费注册
发表于 2007-04-18 16:32