- 论坛徽章:
- 0
|
Hardware Reset...
@(#) SYSTEM CONTROLLER(SC) POST 43 2005/02/22 15:29
PSR = 0x044010e5
PCR = 0x04004000
Memory size = 32MB
SelfTest running at DiagLevel:0x20
SC Boot PROM Test
BootPROM CheckSum Test
IU Test
IU instruction set Test
Little endian access Test
FPU Test
FPU instruction set Test
SparcReferenceMMU Test
SRMMU TLB RAM Test
SRMMU TLB Read miss Test
SRMMU page probe Test
SRMMU segment probe Test
SRMMU region probe Test
SRMMU context probe Test
IIep Internal Cache Test
DCACHE RAM access Test
DCACHE TAG access Test
DCACHE Read miss Test
DCACHE Read hit Test
DCACHE Write miss Test
DCACHE Write hit Test
ICACHE RAM access Test
ICACHE TAG access Test
ICACHE miss Test
ICACHE hit Test
ICACHE TAG flush Test
PCIC Test
PCIC Probe Test
PCIC Config Register Access Test
PCI Master Abort Test
PCIC Init Test
Memory Test
Memory Address Test
MemBankAddrTest: start address = 0x00010000
RIO Ebus Test
Rio Ebus Probe Test
RIO Ethernet Test
Rio Enet Probe Test
Rio Ethernet Int Loopbacks Test
DUART(16552) InterSC Test
Loopback Test
COM3 port
COM4 port
Interrupt Test
COM3 port Intr #2
COM4 port Intr #2
System Clock Test
System Clock verify Test
Board0 Clock is selected
75MHZ Fixed Crystal is the selected Clock Source
CLK(Self) :0x0000ffff CLK(Other) : 0x0000ffff
REF : 0x00002204
CLOCK(SELF) FREQ : 75.0 MHZ
CLOCK(OTHER) FREQ : 75.25 MHZ
SBBC PCI Controller Test
SBBC PCI Config Space probe Test
SBBC Internal Reg Access Test
SBBC Interrupts Test
Port1 interrupt generation Tests INTR #14
Port0 interrupt generation Tests INTR #14
SBBC Device0 Test
PS Fail Reg(SBBC Dev0) Test
SBBC Device1 Test
SRAM (SBBC Dev1) Test
Memory Address Test (Non-destructive)
SBBC Device2 Test
BId&MFG Reg (SBBC Dev2) Test
SBBC Device3 Test
FRU Prsnt Reg (SBBC Dev3) Test
SBBC Device5 Test
EPLD (SBBC Dev5) Test
TOD(M48T59) Test
TOD Init Test
TOD Functional Test
TOD NVRAM(Non-Destructive) Test
TOD Interrupts Test
I2C Register Access Test
Enable Mux Register Test
Channel Mux Register Test
Add Command Register Test
Data Register Test
Local I2C AT24C64 Test
EEPROM Device Test
performing eeprom sequential read
Local I2C PCF8591 Test
VOLT_AD Device Test
channel[00000001] Voltage(0x00000099) :1.49
channel[00000002] Voltage(0x0000009C) :3.35
channel[00000003] Voltage(0x00000099) :4.98
channel[00000004] Voltage(0x00000000) :0.0
Local I2C LM75 Test
TEMP0(IIep) Device Test
Temperature : 48.0 Degree(C)
Local I2C LM75 Test
TEMP1(Rio) Device Test
Temperature : 42.0 Degree(C)
Local I2C LM75 Test
TEMP2(CBH) Device Test
Temperature : 51.0 Degree(C)
Local I2C PCF8574 Test
Sc CSR Device Test
Console Bus Hub Test
CBH Register Access Test
POST Complete.
ERI Device Present
Getting MAC address for SSC0
busyWait() timeout waiting for RRDY, status=0x6027c008
busyWait() timeout waiting for RRDY, status=0x6027c008
busyWait() timeout waiting for RRDY, status=0x6027c008
busyWait() timeout waiting for WRDY, status=0x60278008
Cannot read ID board; using MAC address from TODNVRAM
MAC address is 0:3:ba:9:e0:36
Hostname: gb132
Address: 172.16.10.71
Netmask: 255.255.0.0
Attached TCP/IP interface to eri unit 0
Attaching interface lo0...done
Gateway: 172.16.10.254
Timeout waiting for network driver (flags=0x8062)
Copyright 2005 Sun Microsystems, Inc. All rights reserved.
Use is subject to license terms.
Sun Fire System Firmware
RTOS version: 43
ScApp version: 5.19.0 Build_01.0
SC POST diag level: min
busyWait() timeout waiting for RRDY, status=0x6027c008
busyWait() timeout waiting for RRDY, status=0x6027c008
busyWait() timeout waiting for RRDY, status=0x6027c008
busyWait() timeout waiting for WRDY, status=0x60278008
The date is Friday, May 12, 2006, 9:10:23 PM CST.
May 12 21:10:24 gb132 Platform.SC: Boot: ScApp 5.19.0, RTOS 43
May 12 21:10:27 gb132 Platform.SC: SBBC Reset Reason(s): Power On Reset , SC Reset Button
May 12 21:10:27 gb132 Platform.SC: Initializing the SC SRAM
May 12 21:10:30 gb132 Platform.SC: ERROR: Boot Failure, ID0 not installed
May 12 21:10:30 gb132 Platform.SC: ERROR: Boot Failure, ID0 not installed
ERROR: PSU type not recognized, use A166
May 12 21:10:31 gb132 Platform.SC: SCC is inaccessible - please insert valid SCC |
|