- 论坛徽章:
- 3
|
About
The JAM CPU is a 32bit 5 stage pipelined RISC core with forwarding and hazard handling. Its basic design is derived from the DLX architecture (from the Patterson & Hennessy books). The JAM CPU core is implemented in VHDL and has been tested in an actual FPGA (the Xilinx Virtex I chip).
We have released the CPU core under the GNU Lesser General Public License (LGPL) in the hope that it will be useful for people studying VHDL or computer architecture.
Files
The full documentation ( .ps | .pdf )
The JAM CPU core!
Authors
The JAM CPU core is copyrighted (C) 2002 by
Anders Lindström
Johan E. Thelin
Michael Nordseth |
评分
-
查看全部评分
|